Login / Signup
Energy control and accurate delay estimation in the design of CMOS buffers.
Sha Ma
Paul Franzon
Published in:
IEEE J. Solid State Circuits (1994)
Keyphrases
</>
high speed
neural network
controller design
design procedure
design process
energy consumption
control unit
high quality
control system
low cost
control structure
real time control
high level synthesis