Sparse matrix-vector multiply on the Keystone II Digital Signal Processor.

Yang Gao Fan Zhang Jason D. Bakos

Published in: HPEC (2014)

Keyphrases

sparse matrix
digital signal processor
floating point
real time
sparse linear
multi core architecture
texas instruments
random projections
rows and columns
data sets
high dimensional data
fixed point
dimension reduction