Login / Signup
FPGA implementation of parallel turbo-decoders.
Michael J. Thul
Norbert Wehn
Published in:
SBCCI (2004)
Keyphrases
</>
fpga implementation
hardware implementation
neural network
general purpose
parallel processing
shared memory
efficient implementation
parallel implementation
parallel computing
information systems
field programmable gate array
distributed memory
high level
co occurrence
image processing algorithms