Login / Signup

A proposed method for determining a MOSFET gate electrode's bottom dimension and the on-state fringing capacitance.

Shiuh-Wuu Lee
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1993)
Keyphrases