Performance Modeling of Matrix Multiplication on 3D Memory Integrated FPGA.

Shreyas G. Singapura Anand V. Panangadan Viktor K. Prasanna

Published in: IPDPS Workshops (2015)

Keyphrases

matrix multiplication
low cost
parallel hardware
real time
image processing
case study
lower bound
high speed
memory requirements
field programmable gate array