Login / Signup
Synthesis of memory-efficient "real-time" controllers for safety objectives.
Krishnendu Chatterjee
Vinayak S. Prabhu
Published in:
HSCC (2011)
Keyphrases
</>
memory efficient
real time
control system
control loop
iterative deepening
high speed
real time systems
controller synthesis
video sequences
low cost
quality of service
data acquisition
multiple sequence alignment
program synthesis