Login / Signup

Sub-threshold VLSI logic family exploiting unbalanced pull-up/down network, logical effort and inverse-narrow-width techniques.

Mingzhong LiChio-In IeongMan-Kay LawPui-In MakMang I VaiSio-Hang PunRui Paulo Martins
Published in: ASP-DAC (2016)
Keyphrases