Login / Signup
Leveraging Gate-Level Properties to Identify Hardware Timing Channels.
Jason Oberg
Sarah Meiklejohn
Timothy Sherwood
Ryan Kastner
Published in:
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2014)
Keyphrases
</>
hardware and software
real time
low cost
levels of abstraction
image processing
learning algorithm
case study
video sequences
mobile devices
signal processing
structural properties