Login / Signup
A Class of Low Power Error Compensation Iterative Decoders.
Amr M. A. Hussien
Muhammed S. Khairy
Amin Khajeh
Ahmed M. Eltawil
Fadi J. Kurdahi
Published in:
GLOBECOM (2011)
Keyphrases
</>
low power
error compensation
power consumption
low cost
high speed
power reduction
single chip
digital signal processing
high power
wireless transmission
vlsi architecture
low power consumption
vlsi circuits
logic circuits
cmos technology
gate array
real time
image sensor
image processing