Login / Signup
Optimizing Memory Access Latencies on a Reconfigurable Multimedia Accelerator: A Case of a Turbo Product Codes Decoder.
Samar Yazdani
Thierry Goubier
Bernard Pottier
Catherine Dezan
Published in:
ARC (2009)
Keyphrases
</>
multimedia
memory access
turbo codes
access latency
low cost
metadata
multimedia data
data access
error correction
databases
motion estimation
video data
prefetching
hardware implementation
field programmable gate array
memory management