Login / Signup
Design of low-voltage CMOS pipelined ADCs using 1 pico-Joule of energy per conversion.
Bruno Vaz
Nuno F. Paulino
João Goes
R. Costa
Romero Tavares
Adolfo Steiger-Garção
Published in:
ISCAS (1) (2002)
Keyphrases
</>
low voltage
design considerations
cmos technology
case study
design methodology
real time
computer vision
user interface
design process
power consumption
energy efficiency
power line