Login / Signup
Adaptive L2 Cache for Chip Multiprocessors.
Domingo Benitez
Juan C. Moure
Dolores Rexachs
Emilio Luque
Published in:
Euro-Par Workshops (2007)
Keyphrases
</>
multithreading
high speed
memory subsystem
low cost
computational power
shared memory multiprocessors
back end
processor core
query processing
prefetching
parallel implementation
parallel computing
cache misses