The AES in a systolic fashion: Implementation and results of Celator processor.

Daniele Fronte Annie Pérez Eric Payrat

Published in: ICECS (2008)

Keyphrases

parallel processing
implementation details
advanced encryption standard
computer architecture
instruction set
database
databases
high speed
single chip
highly parallel
memory management