Protecting partial regions in FPGA bitstreams.

Karen Horovitz Meha Kainth Ryan Kenny

Published in: IVSW (2017)

Keyphrases

high speed
input image
bitstream
field programmable gate array
hardware design
real time image processing
neural network
computer vision
image features
hardware implementation
fine grain