The implementation of a successive cancellation polar decoder on Xilinx System Generator.

A. Çagri Arli Ayse Colak Orhan Gazi

Published in: ICECS (2017)

Keyphrases

fpga implementation
hardware implementation
neural network
high speed
low complexity
efficient implementation
information systems
motion estimation
fourier transform
implementation details
hardware architecture