Design of a Low Jitter Multi-Phase Realigned PLL in submicronic CMOS technology.

Régis Roubadia Sami Ajram Guy Cathébras

Published in: ISCAS (2007)

Keyphrases

cmos technology
low power
real time
design process
case study
pattern recognition
high resolution
power consumption