Login / Signup

A 250-MHz skewed-clock pipelined data buffer.

Mehrdad HeshamiBruce A. Wooley
Published in: IEEE J. Solid State Circuits (1996)
Keyphrases