A pipelined configurable gate array for embedded processors.

Andrea Lodi Mario Toma Fabio Campi

Published in: FPGA (2003)

Keyphrases

multi view
embedded processors
gate array
low power
single chip
low cost
power consumption
high speed
logic circuits
parallel implementation
hardware and software
data flow
digital signal processing
real time
image processing
image sensor
digital images