On acceleration of the check tautology logic synthesis algorithm using an FPGA-based reconfigurable coprocessor.

Jason Cong John Peck

Published in: FCCM (1997)

Keyphrases

learning algorithm
hardware implementation
optimization algorithm
objective function
search space
np hard
dynamic programming
optimal solution
computational complexity
worst case
binary images