A congestion-aware hybrid SRAM and STT-RAM buffer design for network-on-chip router.

Jinzhi Lai Jueping Cai Jie Chu

Published in: IEICE Electron. Express (2023)

Keyphrases

network on chip
design process
power consumption
design considerations
packet switched
real time
end to end
power dissipation
cmos technology
network simulator