Login / Signup

Design exploration for network on chip based FPGAs: 2D and 3D tiles to router interface.

Alaa SalaheldinHassan MostafaAhmed M. Soliman
Published in: Microelectron. J. (2019)
Keyphrases
  • network on chip
  • user interface
  • high speed
  • image processing
  • design process
  • embedded systems
  • packet switched