Login / Signup
A 1.1mW 200kS/s incremental ΔΣ ADC with a DR of 91.5dB using integrator slicing for dynamic power reduction.
Patrick Vogelmann
Michael Haas
Maurits Ortmanns
Published in:
ISSCC (2018)
Keyphrases
</>
power consumption
power reduction
power saving
low power
pattern recognition
energy efficiency
design methodology
power dissipation