Login / Signup

Multi-column parallel QC-LDPC decoder architecture for NAND flash memory.

Wei ShenCheng ChenJin Sha
Published in: IEICE Electron. Express (2018)
Keyphrases