Login / Signup
Reducing FIFO buffer power using architectural alternatives at RTL.
Ashish Sharma
Ruby Ansar
Manoj Singh Gaur
Lava Bhargava
Vijay Laxmi
Published in:
VDAT (2016)
Keyphrases
</>
software architecture
decision makers
power consumption
multiple criteria
high speed
data flow
alternative approaches
power reduction
real time
neural network
information systems
website
case study
special case
computational intelligence
model based diagnosis