Login / Signup

Gate matrix layout based on hierarchical net-list representations.

Shigeki YamadaKazuhiro Yamazaki
Published in: Great Lakes Symposium on VLSI (1991)
Keyphrases