A 250-MHz-2-GHz wide-range delay-locked loop.

Byung-Guk Kim Lee-Sup Kim

Published in: IEEE J. Solid State Circuits (2005)

Keyphrases

wide range
clock frequency
high speed
power consumption
high frequency
parallel computing
parallel architecture
neural network
low power
frequency band
image processing
critical path
processor sharing
dielectric constant