Login / Signup
Implications of On-Chip Single-Source Clocking on High-Speed Serial Interfaces in Network SoC.
Maneesh Kumar Pandey
Tuhina Gupta
Pallavi Raj
Rohit Sharma
Published in:
IEEE Des. Test (2019)
Keyphrases
</>
single source
high speed
low power
multi source
shortest path problem
gigabit ethernet
high speed networks
low cost
content addressable memory
circuit design
real time
network structure
shortest path
functional units
network analysis
complex networks
data fusion