Performance Characterization of AES Datapath Architectures in 90-nm Standard Cell CMOS Technology.

Cheng Wang Howard M. Heys

Published in: J. Signal Process. Syst. (2014)

Keyphrases

cmos technology
low power
spl times
power consumption
low voltage
parallel processing
high speed
power dissipation
low cost
mixed signal
silicon on insulator