A novel systolic array processor with dynamic dataflows.

Bo Wang Sheng Ma Guoyi Zhu Xiao Yi Rui Xu

Published in: Integr. (2022)

Keyphrases

systolic array
reconfigurable architecture
parallel architecture
data flow
dynamic environments
parallel processing
neural network
pattern recognition
computing systems
single chip