Login / Signup

Enhancing a HEVC interpolation filter hardware architecture with efficient adder compressors.

Cláudio Machado DinizMateus Beck FonsecaEduardo A. C. da CostaSergio Bampi
Published in: NEWCAS (2015)
Keyphrases
  • hardware architecture
  • interpolation filter
  • pattern recognition
  • denoising
  • bitstream