Login / Signup

Design of an All-Digital Synchronized Frequency Multiplier Based on a Dual-Loop (D/FLL) Architecture.

Maher AssaadMohammed H. Alser
Published in: VLSI Design (2012)
Keyphrases