Login / Signup
A Dual-Threaded Architecture for Interval Arithmetic Coprocessor with Shared Floating Point Units.
Virgil E. Petcu
Alexandru Amaricai
Mircea Vladutiu
Published in:
DDECS (2008)
Keyphrases
</>
floating point
interval arithmetic
instruction set
floating point arithmetic
fixed point
constraint propagation
real time
image processing
image segmentation
sufficient conditions
real numbers
memory management