Sign in
Power, Area, Speed, and Security (PASS) Trade-Offs of NIST PQC Signature Candidates Using a C to ASIC Design Flow.
Deepraj Soni
Mohammed Nabeel
Kanad Basu
Ramesh Karri
Published in:
ICCD (2019)
Keyphrases
</>
trade off
design methodology
hardware architecture
physical design
circuit design
high speed
design process
design tools
functional requirements
power electronics
real time
single chip
information flow
embedded systems
efficient implementation
power consumption
software architecture