Login / Signup

R, G, B acquisition interface with line-locked clock generator for flat panel display.

Hervé MariePhilippe Belin
Published in: IEEE J. Solid State Circuits (1998)
Keyphrases