Accurate High-level Modeling and Automated Hardware/Software Co-design for Effective SoC Design Space Exploration.