Mechanical Verification of Transactional Memories with Non-transactional Memory Accesses.

Ariel Cohen Amir Pnueli Lenore D. Zuck

Published in: CAV (2008)

Keyphrases

transactional memory
speculative execution
model checking
low cost
input output
fault tolerant
transaction processing
massively parallel
parallel architectures
address space
blue gene