Login / Signup
Using SIMD registers and instructions to enable instruction-level parallelism in sorting algorithms.
Timothy Furtak
José Nelson Amaral
Robert Niewiadomski
Published in:
SPAA (2007)
Keyphrases
</>
level parallelism
sorting algorithms
parallel processing
instruction set
data structures and algorithms
multi core processors
massively parallel
parallel algorithm
memory bandwidth
real time
general purpose
genetic programming
computational power