Login / Signup
Design of a parallel AES for graphics hardware using the CUDA framework.
Andrea Di Biagio
Alessandro Barenghi
Giovanni Agosta
Gerardo Pelosi
Published in:
IPDPS (2009)
Keyphrases
</>
graphics hardware
parallel implementation
real time
optical flow
multi view
pose estimation
times faster
shared memory