Login / Signup

Design procedure of 25.8 Gbps/lane re-timer IC regarding power integrity.

Kenji KogoTakayasu NorimatsuNorihiro KohmuTakashi Kawamoto
Published in: IEICE Electron. Express (2017)
Keyphrases