Login / Signup
Design and implementation of a low-area reconfigurable and synthesizable digital loop filter for ADPLL.
Nabeel Ahmad
Kang-Yoon Lee
Published in:
ICUFN (2023)
Keyphrases
</>
phase locked loop
user friendly
signal processing
hardware implementation