Login / Signup

Upper/Lower Boundary Estimation of Package Interconnect Parasitics for Chip-Package Co-Design.

Eunseok SongHeeseok LeeJungtae LeeWoojin JinKiwon ChoiSa-Yoon Kang
Published in: ISQED (2007)
Keyphrases
  • boundary estimation
  • high speed
  • software package
  • training data
  • region growing