Login / Signup

Enhancing SAT-based Bounded Model Checking using Sequential Logic Implications.

Rajat AroraMichael S. Hsiao
Published in: VLSI Design (2004)
Keyphrases
  • bounded model checking
  • model checking
  • formal verification
  • linear temporal logic
  • temporal logic
  • multi agent systems
  • model checker