Design of a high-voltage rail-to-rail error amplifier based on standard CMOS used in an LDO.

Sara Pashmineh Stefan Bramburger Dirk Killat

Published in: CCECE (2016)

Keyphrases

high speed
high voltage
circuit design
design process
neural network
evolutionary algorithm
single chip
real time
error rate
test set
power consumption