Low-space bit-serial systolic array architecture for interleaved multiplication over GF(2m).

Published in: IET Comput. Digit. Tech. (2021)

Keyphrases

systolic array
parallel architecture
data flow
reconfigurable architecture
real time
pattern recognition
management system
software architecture
network architecture
computer vision
search space
np hard
low dimensional
space time
parallel implementation
design considerations