Login / Signup

A Histogram-Based Background Interstage Error Estimation and Implementation Method in Pipelined ADCs.

Amin ChegeniKhayrollah HadidiAbdollah Khoei
Published in: IEEE Trans. Circuits Syst. II Express Briefs (2018)
Keyphrases