Login / Signup

Optimization of CMOS power-cell layout for improving junction breakdown.

Ockgoo LeeJeonghu HanKyu Hwan AnHyoungsoo KimJoonhui HurKiseok YangKyutae LimChang-Ho LeeJoy Laskar
Published in: IEICE Electron. Express (2014)
Keyphrases