High-Speed Multioperand Decimal Adders.

Robert D. Kenney Michael J. Schulte

Published in: IEEE Trans. Computers (2005)

Keyphrases

high speed
low power
floating point
programmable logic
real time
high speed networks
multiple valued
decision making
frame rate
machine learning
genetic algorithm
learning algorithm
image segmentation
multi agent
bit parallel