Fast and Efficient Implementation of AES via Instruction Set Extensions.

Published in: AINA Workshops (1) (2007)

Keyphrases

efficient implementation
instruction set
floating point
instruction set architecture
application specific
computer architecture
level parallelism
active set
embedded systems
ibm power processor
real time
low cost
multi dimensional
hardware implementation
memory access
artificial intelligence
databases