Buffer/flip-flop block planning for power-integrity-driven floorplanning.

Hsin-Hua Pan Hung-Ming Chen Chia-Yi Chang

Published in: ISQED (2009)

Keyphrases

power dissipation
power consumption
planning problems
multiple input
flip flops
image processing
low cost
integrity constraints