A fault-tolerant PE array based matrix multiplier design.

B.-Y. Jan J.-L. Huang

Published in: VLSI-DAT (2012)

Keyphrases

fault tolerant
fault tolerance
distributed systems
case study
programmable logic
high availability
design process
safety critical
high assurance
metadata
digital libraries
user interface
software engineering
knowledge based systems
singular value decomposition
embedded systems